Low Power Hardware Implementation of High Speed FFT Core
نویسندگان
چکیده
منابع مشابه
Hardware implementation low power high speed FFT core
In recent times, DSP algorithms have received increased attention due to rapid advancements in multimedia computing and high-speed wired and wireless communications. In response to these advances, the search for novel implementations of arithmetic-intensive circuitry has intensified. For the portability requirement in telecommunication systems, there is a need for low power hardware implementat...
متن کاملHigh-speed and low-power split-radix FFT
This paper presents a novel split-radix fast Fourier transform (SRFFT) pipeline architecture design. A mapping methodology has been developed to obtain regular and modular pipeline for split-radix algorithm. The pipeline is repartitioned to balance the latency between complex multiplication and butterfly operation by using carry-save addition. The number of complex multiplier is minimized via a...
متن کاملImplementation of High Speed Low Power Split-SAR ADCs
This paper analyzes the parasitic effects in SAR ADCs. Which achieves a significant switching energy saving when compared with set-and-down and charge-recycling switching approaches. Successive approximation technique in ADC is well known logic, where in the presented design the linearity analysis of a Successive Approximation Registers (SAR) Analog-to-Digital Converter (ADC) with split DAC str...
متن کاملHigh-Speed and Low-Power Flash ADCs Encoder
This paper presents a high-speed, low-power and low area encoder for implementation of flash ADCs. Key technique for design of this encoder is performed by convert the conventional 1-of-N thermometer code to 2-of-M codes (M = ¾ N). The proposed encoder is composed from two-stage; in the first stage, thermometer code are converted to 2-of-M codes by used 2-input AND and 4-i...
متن کاملARQ Protocols for High Speed Hardware Implementation
In order to fully exploit high speed communication channels the processing burden at the the end points must be reduced. One way in which this can be done is by shifting the implementation of protocols from software to specialized, dedicated hardware. This process is made easier if the the protocols are designed with hardware implementation in mind. In this paper we consider a family of ARQ pro...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Computer Science
سال: 2007
ISSN: 1549-3636
DOI: 10.3844/jcssp.2007.376.382